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ABSTRACT
Moving towards the age of big data, the demand for embedded processing
has been drastically increasing to make inference and intelligent decisions
at lower architectural layers. The myriad of health conditions that can be
treated and analyzed via low-energy embedded information processing ker-
nels drives the demand for biomedical circuits, with optimized performance
and cost. A large class of these healthcare applications require digital signal
processing algorithms to be implemented with strict resources, such as energy
and silicon area. Shrinking technology nodes produce both higher computing
performance and energy efficiency. However, energy delivery and communi-
cation circuitry have not benefited significantly from technology scaling due
to different sets of figures of merit. In-sensor information processing can be
utilized to lower the energy consumption of such systems by eliminating the
redundant volume of data traffic between the sensors and the central pro-
cessing station. This work focuses on embedding intelligence on the epider-
mal flexible substrates to extract and analyze critical biomedical information
for in-situ diagnosis. The primary objective of this work is illustrating the
advantages of epidermal electronics combined with robust information pro-
cessing systems, at system and application level. The major challenge is the
design of robust and efficient algorithms for reliable operation on resource
limited hardware platforms and flexible substrate non-idealities. To do so,
we developed the first in-sensor ECG and PPG processors on flexible epider-
mal substrates. The systems are first prototyped using discrete components,
followed by an ASIC implementation. Measurement results show that the
in-sensor information processing has reduced the transmitted data traffic by
150X, and the system energy consumption by 3.56X.
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CHAPTER 1
INTRODUCTION
1.1 Motivation
In the age of big data, the demand for embedded processing applications
has been drastically increasing to collect information via networked sensors
and make intelligent decisions [1], [2]. Emerging sensory-based technologies
such as the Internet-of-things and wearable biomedical devices are examples
of this trend [3]. A large class of battery-powered embedded processioning
applications require digital signal processing (DSP) algorithms and architec-
tures to be implemented under strict energy constraints [4]. This is because
standby time is a crucial specification that directly affects the user experience
as well as the effectiveness and reliability of these systems. Moreover, the
silicon area factors directly in the manufacturing cost of such systems and
needs to be reduced in order to increase revenue.
Technology scaling leads to smaller and faster transistors that result in
both higher computing performance and energy efficiency [6]. However, elec-
tronics that process energy (i.e., power converters) and radio communication
circuitry have not benefited from technology scaling due to their reliance on
different sets of figures of merit [1]. Therefore, the power electronics and ra-
dio communication circuitry components are consuming increasingly higher
energy and area. As predicted by the ITRS 2011 [5] (see Fig. 1.1) the
power density of computing platforms will be continuously increasing. The
demand for keeping up with such standards requires a paradigm shift in the
design and implementation of the information processing and peripheral cir-
cuitry. One way to enhance energy efficiency is to increase the computational
capacity at sensory layers [1], [7]. Figure 1.2 compares the network archi-
tecture of central and an embedded processing configurations. The key idea
of such in-sensor computing is to design a system to achieve in-situ robust
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Figure 1.1: Power density trend of computing platforms [5].
and energy-efficient computing by means of reducing data traffic and elimi-
nating the need for a more complex central processing. This development is
oriented towards investigating the idea of employing in-situ information pro-
cessing and transferring the maximum amount of intelligence to the sensor
level, in order to minimize the volume of processed and transmitted data off
of the sensory platform. The algorithms are designed to identify and trans-
mit specific health-related features and partially processed data instead of
raw data for a low power and reliable in-situ diagnosis.
The myriad of health conditions that can be analyzed via electronic devices
[8], [9] drives the demand for portable embedded processing applications as
they clearly provide valuable information for medical diagnosis. In partic-
ular, digital signal processing (DSP) systems in health monitoring, such as
monitoring and analysis of electrocardiogram (ECG) [10] biopotential for de-
tecting early stages of cardiovascular diseases (CVD), have gained popularity
in recent years. The limited bandwidth of biopotential signals in the order
of 1 MHz or less [11] and the low data rate make it possible to use embed-
ded platforms for in-situ reliable and energy efficient information processing.
The key innovation of this work is integration of resource-limited information
processing systems on flexible epidermal substrates for wearable biomedical
applications.
A typical block diagram of an embedded biomedical electronic device is
shown in Fig. 1.3. At the front-end, the data acquisition layer consists of
sensors, multiplexers, amplifiers, analog filters and data converters which feed
2
Figure 1.2: Sensors network architecture: (a) central processing, and (b)
embedded processing.
Figure 1.3: Conventional embedded electronics system.
3
Figure 1.4: The ECG sensor built on flexible epidermal substrates [3].
the processing layer with a suitable biosignal for inference and information
extraction [11]. The extracted information can be utilized locally for further
actions and diagnosis such as applying treatments or transmitted over a
channel [2] to a remote receiver for further analysis and monitoring. The
designed ECG information processing system in this work follows a similar
architecture.
The recent development of skin-conformal epidermal electronics [3] has the
potential to revolutionize medical science. The technology is attractive for
embedded biomedical system development because of its unique capability
to integrate sensors and processors on the same substrate, while providing
properties that allow the system to be conformal [12] with human skin, as
shown in Fig. 1.4. Clinical studies have shown that similar or even bet-
ter signal quality can be achieved using the flexible epidermal substrates [3]
compared with conventional sensors. The main disadvantage of this tech-
nology is the lack of flexible energy storage devices. The energy delivery is
conventionally realized through implantable nano-batteries or active energy
harvesting systems. One of the objectives of this work is silicon integration
of the proposed system architecture on the flexible epidermal substrates.
1.2 ECG Processor using Pan-Tompkins Algorithm
Real-time monitoring and analysis of ECG biopotential signal is expected to
have a significant impact on personal healthcare by enabling expert interven-
tion in early stages of CVD. The ECG biopotential signal consists of periodic
Q, R and S (QRS) wave complex [11], [13]. Accurate real-time QRS-complex
4
Figure 1.5: PTA signal chain.
detection and beat-to-beat (RR-interval) extraction are the basis for heart
monitoring devices and CVD classification algorithms. Several algorithms
have been proposed for RR-interval feature extraction, such as genetic al-
gorithms, neural networks, wavelet transform and derivative-based methods.
The Pan-Tompkins Algorithm (PTA) [13] is a derivative-based method that
has gained popularity because of its robustness and simplicity for VLSI im-
plementation.
The PTA consists of noise-removal filters, a derivative and squaring pre-
emphasis filter, a moving average filter and a RR-interval peak detection
block, as shown in the signal chain of Fig. 1.5. In order to maximize the
QRS-complex detection probability, the signal is filtered through a noise
removal 5 Hz to 15 Hz bandpass filter, realized by cascading highly selective
IIR lowpass HLPF (z) and highpass HHPF (z) filters with cutoff frequencies
at 15 Hz and 5 Hz, respectively. It is important to note that the filters
should impose minimum phase distortion on the QRS-complex signal. This
noise removal process improves the QRS-complex signal SNR by removing
noise components, such as motion artifacts, flicker noise, 60 Hz noise and
their harmonics [14]. The derivative stage is a pre-emphasis highpass filter
HD(z), which amplifies the high frequency components of the ECG signal in
order to amplify the R-peak for a more accurate RR-interval detection and
attenuation of other ECG waves. The signal is then squared and lowpass
filtered using a moving average HMA(z) operation to attenuate the unwanted
frequency bands. This signal chain can be directly employed to design a VLSI
architecture. For simplicity of design and enabling low-power operation, the
filters are designed using mostly adders. The transfer functions of all stages
of the PTA signal-chain [13], [10] are presented in Table 1.1 for a sample rate
of 200 samples/sec.
The time-domain filtered signal is then passed through a RR-interval peak
detection block, with a predefined optimal threshold, to accurately extract
the RR-interval times. The PTA does not require data segmentation and
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Table 1.1: Transfer functions of the signal chain blocks in PTA architecture
of Fig. 1.5.
Block Transfer function
HPF Stage HLP (z) =
1−2z−6+z−12
1−2z−1+z−2
LPF Stage HHP (z) =
−1+32z−16+z−32
1+z−1
Derivative Stage HD (z) =
−z−2−2z−1+2z1+2z2
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Moving Average Stage HMA (z) =
1
32
∑31
i=0 z
−i
training; however, it satisfies the detection metrics commonly used in evalu-
ation of the biomedical procedures [13]. The metrics involved in selection of
optimum threshold value consist of the of true positivity rate Se and sensi-
tivity +P , defined by:
Se =
TP
TP + FN
+P =
TP
TP + FP
where TP , FP and FN are the true-positive, false-positive, and false-negative
events, respectively. Clinical requirements set the minimum level of detection
and positivity rate at 95% [13]. Thus, the algorithms and system architec-
tures should be designed to satisfy the clinical requirements. The extracted
RR-interval times are then utilized to classify abnormal heart-rate activities.
The set of thresholds applied to the filtered ECG biopotential signal in the
peak detection block are computed by the following equations:
SPK[n] = 0.125PEAK[n− 1] + 0.875SPK[n− 1]
NPK[n] = 0.125PEAK[n− 1] + 0.875NPK[n− 1]
TR1[n] = NPK[n− 1] + 0.25(SPK[n− 1]−NPK[n− 1])
TR2[n] = 0.5TR1[n]
where SPK is the running estimate of the signal peak, PEAK is the lo-
cal maximum detected peak, NPK is the running estimate of the noise
peak which included any peak that is not related to QRS-complex (e.g., the
T wave), TR1 is the first applied threshold and TR is the second applied
threshold. When a new peak is detected, it must first be classified as a noise
peak or a signal peak. A signal peak is detected as the peak that must exceed
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TR1 or TR2 if searchback is required to find the QRS-complex. When the
QRS-complex is found using the second threshold, then SPK is computed
using the following equation:
SPK[n] = 0.25PEAK[n− 1] + 0.75SPK[n− 1]
For irregular heart rates, the first threshold is reduced by half to increase
detection sensitivity and to avoid missing beats. The coefficients used in
the computation of threshold are designed to achieve the highest Se and
+P for the set of test vectors provided by the MIT/BIH database, which
consists of 24 hours of ECG biopotential signal recording of 48 patients. Ta-
ble B.1 shows the performance of PTA with overall 0.675% detection failure
rate [13] using this database, which sets both Se and +P above 99%. How-
ever, the coefficients can be recomputed for specific sets of test-vectors to
achieve even higher performance. Table B.1 is used as a performance bench-
mark in evaluating a modified PTA ECG processor for real-time operation
on resource-limited hardware platforms.
1.3 Optical PPG Processor for Systolic Blood-Pressure
Systolic blood-pressure is a critical parameter in monitoring the health state
of patients with significant impact on preventing healthcare [11]. The changes
in systolic blood-pressure can be analyzed through indirect measurements of
blood velocity [15]. As shown in Fig. 1.6, the blood velocity can be mea-
sured by time delay estimation (TDE) between two photoplethysmogram
(PPG) biopotential signals [16], which are collected through placement of
two optical sensors spatially apart by distance L1 on top of the same blood
stream. The PPG biopotential signals x1(t) and x2(t) are non-stationary
signals with periodic components. The PPG biopotential signal measured at
every heartbeat cycle can be used in a recursion to compute the absolute sys-
tolic blood-pressure, where the initial seed is required by cuff blood-pressure
measurement [16]. The equations below show this recursive relation:
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Figure 1.6: PPG biopotential signal test-setup with sensors placed spatially
apart at distance L1.
P [n] = P [n− 1] + δP [n]
δP [n] = f(Tdelay[n], Tdelay[n− 1])
Tdelay[n] = Delay(x1(t), x2(t))
where P [0] is the initial cuff blood-pressure measurement, P [n] is the run-
ning systolic blood-pressure, P [n− 1] is the systolic blood pressure from last
heartbeat cycle, δP [n] is detected change, Tdelay[n] and Tdelay[n − 1] are the
current and previous heartbeat cycle TDE between the PPG biopotential
signals x1(t) and x2(t). The function f(Tdelay[n], Tdelay[n − 1]), as found in
literature [16] [15], relates TDE to δP [n] with a first order linear relation of
physical and biological parameters including the distance L1 between the sen-
sors and blood vessels stiffness. Figure 1.7 shows the continuous estimation
of systolic blood-pressure using the conventional pulse arrival time method
[16] for TDE calculation, which requires high sampling rate and resolution of
the PPG biopotential signals. However, resource limited hardware platforms,
running under strict power requirements, lack the capability of sampling and
processing at high rates and resolution. The requirement of accurate TDE
calculation can be accommodated using variety of approaches. Adaptive filer
channel delay extraction [17], parametric methods such as template match-
ing and, derivative-based [18] and non-parametric methods such as neural
network [19] are reported in the literature. However, they all suffer from
high computational complexity for real-time operation on resource-limited
hardware platforms. Thus, this work develops a computationally low com-
plexity, and yet accurate, cross-correlation based algorithm compatible with
the limited available resources to achieve in-sensor detection of the changes
in systolic blood-pressure δP [n] in real-time.
The proposed method for TDE calculation of the PPG biopotential signals
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Figure 1.7: Continuous estimation systolic blood-pressure [16] using the
pulse arrival time method for TDE calculation.
Figure 1.8: PPG biopotential signal noisy channel model.
developed in this work is based on modeling the blood vessels as a noisy
communication channel shown in Fig. 1.8. Thus, signals x1(t) and x2(t) are
related using the following equation:
x2(t) = x1(t) ∗HL1(t) +NL1(t)
where HL1(t) is the time-domain response of the blood vessel, NL1(t) is the
coupled noise and ∗ represents the convolution of the x1(t) signal. As shown
in Fig. 1.9, the raw PPG biopotential signals are collected through optical
measurements of reflected light incident from the blood vessels using two
sensors with sampling rate of 4 kS/s and L1 = 2 cm. The upstream sensor
emits red light and the downstream sensor uses IR radiation. The selection of
radiation sources with different wavelengths is critical to minimize the sensed
leakage noise across the two sensors.
Figure 1.9 shows that the PPG biopotential has a significant noise and DC-
offset drift in the time. Thus, a real-time filtering and scaling of the signal
is required. The PPG biopotential signal frequency spectral content has a
9
Figure 1.9: Recording of raw PPG biopotential signals.
bandwidth of 0.05 Hz to 4 Hz [16]. The lack of a reliable PPG biopotential
signals application for calculating the systolic blood-pressure in the literature
has limited the performance benchmarking of the designed system. Thus, the
performance evaluation of this work is limited to use of PPG biopotential
signals collected in the lab.
1.4 Thesis Organization
The first chapter introduced the basis of PTA and optical systolic blood-
pressure measurement and the motivations for designing a system capable
of in-sensor information processing. Chapter 2 focuses on implementation
of a modified PTA and optical systolic blood-pressure processor using re-
source limited discrete components on flexible epidermal substrates. Chap-
ter 3 focuses on ASIC implementation of the designed optical systolic blood-
pressure system, including the analog front-end, digital back-end processing
and a passive near-field communication (NFC) transmitter. Finally, Chap-
ter 4 concludes this work with proposed future directions for the design and
improvement of a fully on-chip optical systolic blood-pressure ASIC.
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CHAPTER 2
DESIGN AND DISCRETE
IMPLEMENTATION OF IN-SENSOR ECG
AND PPG PROCESSORS
2.1 Introduction
This chapter focuses on the design, implementation and testing of the in-
sensor ECG and PPG processors using off-the-shelf components. The sys-
tems are prototyped and tested on the flexible epidermal substrates for per-
formance benchmarking. The main focus of this chapter is feasibility study
and development of the proposed systems for further ASIC implementation
discussed in Chapter 3.
2.2 ECG Processor
This section focuses on the design and implementation of a simplified PTA
for real-time operation on flexible epidermal substrate to meet application
requirements.
2.2.1 Application Requirements
The ECG processor system for R-peak detection has to be designed to meet
the required clinical standards of achieving Se and +P detection rates of 95%
or higher and RR-interval time resolution of 10 ms or less [13]. Additionally,
the system clinical test-setup requires wireless power delivery through cou-
pled coils at maximum distance of 30 cm. The operating frequency should be
chosen at an unlicensed band, such as 13.56 MHz of NFC systems. The num-
ber and footprint of discrete components mounted on the flexible epidermal
substrate should be limited in order to increase the reliability and lifetime
of the system, as they go through mechanical stress. The RF430FRL152H
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NFC chip [20], made by Texas Instruments, has been chosen because it is ca-
pable of receiving and transmitting information through the same coil that
powers the chip. This feature helps shrink the form factor of the flexible
epidermal substrate by only implementing a single loop-antenna. The NFC
chip specifications are listed in Table 2.1.
Table 2.1: RF430FRL152H specifications.
Feature Specification
Power Supply 13.56 MHz H-Field Supply
Supply Voltage 1.45 V to 1.65 V
Power Consumption 140 µA/MHz (1.5 V)
Architecture 16-Bit RISK
CPU System Clock 1 MHz
ADC 14-Bit Sigma-Delta
SRAM 4kB
Given the limited computational capability of NFC chip, the PTA should
be tailored for real-time operation at 200 S/s, corresponding to 5 ms RR-
interval resolution [10], while satisfying the required clinical Se and +P de-
tection rates. This sample rate is also chosen because it is twice the band-
width of an ECG biopotential signal [11]. The discrete-time filters of PTA
are designed to use powers of 2 coefficients at 200 S/s, which makes them
multiplierless and hence suitable for VLSI implementation [10]. The effective
streaming data buffer-length of PTA is found to be as large as 89, excluding
the peak detection block. The effective buffer-length is defined as the largest
memory depth used for a single computation of the PTA signal-chain. As
a result, the presented MCU architecture is not suitable for computation of
long buffer lengths, because of its limited working registers. Therefore, fre-
quent RAM access and consequently lower system real-time throughput is
expected. To achieve real-time information processing, the filtering blocks
have to be redesigned to approximate the PTA transfer functions at a mini-
mum sample rate of 200 S/s. Doing so will degrade the QRS-complex SNR
and increase the detection failure rate, yet guarantee Se and +P clinical re-
quirements. In the next sections, the NFC chip computational capability is
characterized for real-time operation at the rated throughput, followed by
design of the modified PTA for real-time operation on the NFC chip.
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2.2.2 NFC Chip Characterization for Real-time Operation
The two critical parameters in achieving real-time filtering on the NFC chip
are the data type used in the implementation of discrete-time filters, and
the overall effective buffer-length. The data type used in the implementa-
tion of the for-loop should be strictly limited to 16-bit fixed-point int data
type, while 32-bit floating-point double data type should be reserved only
for sensitive blocks, such as stable IIR filtering, because of its significantly
higher computational cost in a 16-bit RISC processor. Because the NFC chip
datasheet has not provided detailed architectural specification of the CPU,
the hardware limitations are investigated through experimental procedures.
A simple for-loop can be used to determine the NFC effective buffer-length
for real-time operation at 250 S/s, which is the closest available sample rate
above 200 S/s. This for-loop should include the end-to-end kernels needed in
implementation of PTA, which includes ADC read, addition, multiplication
and memory read/wright. Table 2.2 shows the maximum allowed buffer-
length under different configurations of a FIR filter implementation. It is
important to note that the IIR filter implementation has similar computa-
tional cost depending on the type of configuration used in its recursive and
non-recursive blocks.
Table 2.2: Maximum allowable buffer-length for real-time operation.
Configuration int Add double Add int Mult double Mult Bit-Shift Mult Buffer-Length
#1 N Y N Y N 11
#2 Y N Y N N 27
#3 Y N N N Y 58
Table 2.2 can be used to assign computational costs to each of the oper-
ations needed in the design of the modified PTA. Note that use of working
resisters is a direct function of implemented functions and coding style. The
developed system is programmed using TI-Assembly, and maximum use of
working registers has been made. It is expected to have variations in archi-
tecture complexity and performance among different coding styles. Table 2.3
shows an approximate normalized cost per operation derived from Table 2.2.
Additional coding structures presented in 2.3, such as ADC read conditional
statements and NFC data transmission, can be characterized using a similar
experimental procedure.
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Table 2.3: Normalized cost of PTA kernels.
Function FIR/IIR (double) FIR/IIR (int) FIR/IIR (int Bit-Shift) NFC ADC Conditional
Normalized cost 0.091 0.037 0.017 0.003 0.002 0.002
Figure 2.1: AFE signal-chain.
2.2.3 Modified PTA for Real-time Operation
The hardware implementation of PTA has been shown to be compatible with
the clinical requirements of achieving Se and +P values of 95% or above [10].
Therefore, any custom analog-front-end (AFE) and digital-back-end (DBE)
processing hardware implementation of PTA should be optimally designed
to harvest the algorithm capabilities. In this section, the PTA is redesigned
to make its real-time operation compatible with the clinical requirements,
given the computational costs of Table 2.3. The design cycle is initiated by
identifying and characterizing the AFE followed by DBE processing archi-
tectures. Finally, the design is optimized to make use of maximum available
resources, and prototyped on the flexible epidermal substrate for performance
benchmarking.
Analog-Front-End:
Architectural complexity of the DBE processing is directly dependent on the
performance metrics of the AFE, including the linearity, phase distortion,
SNR of the processed analog QRS-complex analog signal [14] over the AFE
effective bandwidth and selection of appropriate output swing sensible by
ADC. Thus, the AFE is as important as the DBE to satisfy the clinical
requirements. The initial step in characterizing the AFE is calculation of
the link-budget. Figure. 2.1 shows the complete signal-chain of AFE starts
from the ECG sensor directly connected to the first-stage amplifier followed
by the programmable gain amplifier (PGA) and ADC of the NFC chip.
Given the fact that the flexible epidermal ECG sensors have been shown
14
to have similar or better performance compared with the conventional ECG
sensors, the signal-chain analysis begins by making the assumption of 0 dB
gain of flexible epidermal ECG sensors. An ECG biopotential signal database
of 20 recordings, with each recording running up to 1 min, is collected using
both the conventional and flexible epidermal ECG sensors. The database is
collected with careful placement of both the conventional and flexible epider-
mal ECG sensor on the left side of the chest, directly above the heart. This
database includes the artifacts due to loosely connected sensors [12], in order
to stimulate the worst-case scenario. Figure 2.2 compares the distribution of
ECG biopotential signals maximum peak-to-peak swing, as well as the QRS-
complex signal SNR. The SNR is defined as the ratio of the QRS-Complex
signal power on the 5 Hz to 15 Hz frequency band to the ECG biopotential
signal of 0.5 Hz to 100 Hz frequency band [11]. The ECG biopotential signals
peak-to-peak swing is marked by the vertical lines to indicate the average and
limits of motion artifact outliers. The plots suggest a higher mean envelop
peak-to-peak swing for the conventional ECG sensor, which is because of
greater sensor area and stronger electrical connectivity to skin [11]. In order
to capture the ECG biopotential signals with highest resolution, a portion
of abnormally large envelope peak-to-peak swings, corresponding to motion
artifact, were ignored in order to increase the AFE voltage gain. As shown in
Fig. 2.2, the captured QRS-complex SNR from both types of ECG sensors
are comparable, where the flexible epidermal ECG sensor has an average of
1.6 dB lower SNR.
The ECG biopotential signals should be filtered and amplified to the max-
imum voltage scale allowable, with minimum SNR distortion, prior to being
sampled by the NFC chip embedded ADC. The first-stage amplifier is a cas-
cade of BPF followed by a gain stage with effective −3 dB bandwidth of
0.5 Hz to 100 Hz. This BPF acts as a loose anti-aliasing filter for the ADC
as well. An automatic gain control scheme has not been used because it
will require a larger number of external discrete components on the flexible
epidermal substrate. In addition, the ECG biopotential signal envelope can
provide critically important information in health monitoring of patients [11].
The INA333 [21] precision rail-to-rail instrumentation amplifier, made by
Texas Instruments, is used for this purpose. Table 2.4 lists the key features
of this amplifier. This chip is equipped with an internal RF frequency filter,
which makes it suitable for operating in high noise environments, such as the
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Figure 2.2: The captured ECG biopotential signal envelope peak-to-peak
swing and SNR using conventional and flexible epidermal ECG sensors.
proposed NFC 13.56 MHz system.
Table 2.4: INA333 amplifier specifications.
Feature Specification
Supply Voltage 1.8 V to 5.5 V
Power Consumption 50 µA
Low Noise 50 nV/sqrtHz
Low Offset Voltage 25 µV
Low Input Bias Current 200 pA
High CMRR 100 dB
Both the first-stage amplifier and the PGA have negligible rated noise-
figure (NF) of 1.8 dB and 1.1 dB, respectively, at the frequency band of
interest. To obtain the lowest NF in the AFE signal-chain, the first-stage
should have a significantly larger gain compared with the PGA. The PGA
is set to the maximum voltage gain of 8 because of its extremely low NF.
Considering the maximum ECG biopotential signal envelop peak-to-peak
swing of 3.7 mV, measured using the flexible epidermal ECG sensor, a gain of
approximately 30 is required by the first-stage amplifier to obtain a maximum
16
Figure 2.3: First-stage amplifier circuit schematic.
peak-to-peak voltage swing at 900 mV of the ADC reference voltage. This
is an overall gain of 2400. The first-stage amplifier and its input BPF are
shown in Fig. 2.3.
The input BPF of the first-stage amplifier consists of a HPF and LPF with
−3 dB cut-off frequencies at 0.5 Hz and 100 Hz. The input resistive voltage-
bias networks are tuned to 1.8 mV, half of the desired ECG biopotential signal
envelope peak-to-peak swing, in order to prevent the collected signal from
clipping to ground rail voltage. The Vref signal is connected to a resistive
bias network to set the output DC-offset at 56 mV. This bias voltage is half
of the ADC 900 mV reference voltage divided by PGA gain of 8 to obtain
maximum symmetrical signal swing at the output. The 1.8 V supply of
the first-stage amplifier is provided by the NFC chip VDDH terminal. Fine
adjustments will be required when the system is transferred to the flexible
epidermal substrate in order to obtain the best results. The largest available
bypass capacitor of 10 µF in 0402 MLCC packaging was used to provide a
stable bias network at the input and −68 dB of PSRR for the first-stage
amplifier. The amplifier was tested under 10 recordings, each running up to
1 min of ECG biopotential signal with motion artifacts. Figure 2.4 shows the
17
Figure 2.4: The captured ECG biopotential signal envelop peak-to-peak
swing and SNR using flexible epidermal ECG sensor at input and output of
the first-stage amplifier.
input and output ECG biopotential signal envelope peak-to-peak swing and
the QRS-complex SNR distributions. The QRS-complex SNR was degraded
by 2.1 dB to mean value of 27.1 with 1.2 dB standard deviation.
In the next step, the NFC chip with PGA and ADC is used to sample
the amplified ECG biopotential signal. The relatively high resolution of the
14-bit embedded ADC that provides SQNR=76.4 dB as calculated in the
equation below:
SQNR = 6BADC + 4.8− PARECG
where BADC is the ADC 14-bit quantization and PARECG is the peak-to-
average (PAR) power ratio of ECG biopotential signal at 10.4 dB at the
output of the PGA. The ADC quantization noise can be ignored when com-
pared with the QRS-complex SNR. The amplified ECG biopotential signal
is sampled and analyzed for the DBE processor design. Figure 2.5 shows
the sampled envelope peak-to-peak swing and SNR of ECG biopotential sig-
nal using the NFC chip. The output of PGA is expected to suffer from a
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Figure 2.5: The captured ECG biopotential signal envelop peak-to-peak
swing and SNR using flexible epidermal ECG sensor at output of the NFC
chip embedded ADC.
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Figure 2.6: NFC chip circuit schematic.
small SNR degradation because of its 1.1 dB NF and moderate gain. With a
symmetrical peak-to-peak swing of 870 mV and 450 mV DC-offset, then the
QRS-complex signal SNR of 23.8 dB is available for DBE processing. The
embedded ADC of NFC chip has maximum sampling rate of 2 kS/s. The
ADC is equipped with a programmable sampling frequency and CIC filter
stages. The ADC setup registers are set to bypass the CIC filter stage and
sampling frequency of 250 S/s. Figure 2.6 shows the circuit schematic of
the NFC chip. Figure 2.7 shows the prototyped ECG processor system on
flexible epidermal substrate.
Reduced Complexity Digital-Back-End Processing for Real-time PTA:
In this section, the reduced complexity DBE processing of the PTA is de-
signed and implemented on the NFC chip. The PTA algorithm is character-
ized in order to identify the conditions when implemented on a fixed-point
hardware platform.
This characterization is initialized by evaluating the PTA performance
based on the noise removal filter output QRS-complex SNR. The synthetic
ECG biopotential signals were used for this characterization. The synthetic
ECG biopotential signal is quantized to 14-bit, in order to replicate the max-
imum resource utilization of the NFC chip. Each test vector includes 1000
heartbeats of a healthy adult with sample rate of 200 S/s. In total, 5 test
vectors have been generated to cover the failure, marginal and satisfactory
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Figure 2.7: Prototyped ECG processor system on flexible epidermal
substrate.
Figure 2.8: PTA detection rate versus the QRS-complex SNR at the output
of noise removal filter.
conditions of the required clinical detection rates.
As shown in Fig. 2.8, the minimum QRS-complex SNR of approximately
19.8 dB is required to achieve clinical requirements of Se and +P at 95%
or above. This result provides an estimate for the design of the modified
reduced complexity PTA for real-time operation. Next, the PTA stages are
replaced in sequence by their reduced complexity equivalents and tested for
clinical requirements to achieve the DBE processor signal-chain configuration
shown in Fig. 2.9. This signal-chain satisfies the computational costs derived
in the previous section, in order to guarantee real-time operation of the NFC
chip.
The accuracy of R-peak detection from ECG biopotential signal is a strong
function of QRS-complex SNR at the output noise removal filter. Thus,
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Figure 2.9: Modified PTA signal chain for NFC chip implementation.
Figure 2.10: Frequency response of the designed noise removal BPF.
appropriate resources should be allocated in the design of this filter. The LPF
and HPF stages of the PTA are replaced with a reduced complexity BPF,
implemented using an IIR filter. The designed BPF has an attenuation gain
of −5 dB at the stop-band frequencies of 5 Hz and 15 Hz and an approximate
unity gain of −2 dB at its 10 Hz center frequency. The frequency response
and transfer function of this filter are shown in Fig. 2.10 and the equation
below:
HBPF (z) =
0.0625− 0.0625z−2
1− 1.83z−1 + 0.85z−2
The BPF computational cost function consists of a non-recursive (FIR) stage
with buffer-length 3 of configuration #3 and recursive (IIR) stage with buffer
length 3 of configuration #1 as shown by the transfer function. This results
in a normalized cost function of 0.324, based on Tables 2.2 and 2.3.
The generated synthetic test-vector with minimum 19.8 dB QRS-complex
SNR is quantized from 4-bit to 14-bit resolution to verify the required clini-
cal performance of PTA at different fixed-point implementations. Figure 2.11
shows the worst-case scenario of this comparison. As shown, the input quan-
tization resolution of 7-bit satisfies the clinical requirements. Therefore, the
fixed-point noise removal filter is implemented based on a 7-bit input quan-
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Figure 2.11: Fixed-point quantization of input ECG biopotential signal
versus PTA clinical performance.
tization that achieves QRS-complex SNR of 21.7 dB. The designed filter was
also tested with the recorded ECG biopotential signals by flexible epidermal
ECG sensors, which resulted in Se = 97.3% and +P = 97.6% satisfactory
detection rates.
The next two stages in the PTA are the derivative HD(z) and squaring
blocks. The derivative stage of the PTA is implemented using a 2nd order
central-difference differentiator. The modified PTA noise removal filter has
a more relaxed highpass behavior. The highpass behavior of the 2nd or-
der central-difference differentiator amplifies the unwanted out-of-band fre-
quencies. Thus, a 1st order central-difference differentiator is employed with
transfer function shown in the equation below:
H(z) =
1− z−2
2
Output of the derivative stage should be scaled down by a factor of 16 with
bit-shifting prior to being squared. However, using a 16-Bit fixed-point int
data type reduces the detection rate severely to Se = 83.6% and +P = 85.4%.
Therefore, a 32-bit floating-point double data type was used followed by a
down scaling factor of 16. The selection of scaling factor of 16 is discussed in
the optimization of the integrating LPF block. The normalized cost function
of these two stages is equivalent to a non-recursive (FIR) stage with buffer-
length 4 of configuration #3 and recursive (IIR) stage with buffer length 1 of
configuration #1. This is a total computational cost function of 0.159 for the
derivative and squaring stages. This adds up to 0.483 overall cost function
including the noise removal stage. The modified PTA has detection rate
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of Se = 96.1% and +P = 96.7% at the output of squaring stage using the
synthetic data. In the next step, the moving average LPF block, with effective
buffer-length of 33, is replaced with two backward-recursive integrators. This
modification increases the false-positive rate by identifying the amplified Q
and S components of QRS-complex as false R-peaks. This trade-off can be
partially recovered by modification of the real-time thresholding computing.
The transfer function of each stage of the integrating LPF is shown in the
equation below:
HINTEG(z) =
α
1 + βz−1
where α is the pre-scaling factor and β is the memory depth of integrator.
The integrator memory depth coefficient β is selected to reduce the number of
false peaks, while keeping the integrator bounded with the pre-scaling factor
α. Selecting a large pre-scaling factor also helps to lower false-positive prob-
ability, and a minimum bound has to considered to prevent false-negative
probability of R-peaks with severe distortion. Table 2.5 shows the optimiza-
tion process for α and β selection to achieve the required clinical performance.
Table 2.5: The α and β selection for optimum Se and +P detection rate
performance.
Coefficients α = 1
4
α = 1
8
α = 1
16
α = 1
32
α = 1
64
β = 0.83 N N N N N
β = 0.86 N N N N N
β = 0.89 N Y Y N N
β = 0.92 N N Y Y N
β = 0.95 N N N N N
Table 2.5 shows that α = 1
16
used in the down scaling of the squaring
block, and integration memory depth of β = 0.92 provide approximately
a unity gain, while satisfying the required detection rates. The normalized
cost function of the two integrators is equivalent to non-recursive (FIR) stage
with buffer-length 2 of configuration #3 and recursive (IIR) stage with buffer
length 2 of configuration #1. This is a total computational cost function
of 0.216 for the integrators. This adds up to 0.699 overall cost function
including the noise removal, derivative and squaring stages. The modified
PTA has detection rate of Se = 95.8% and +P = 96.1% at the output of
the integration LPF block. In the next step, the PTA peak detection stage
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is replaced and optimized by the reduced complexity peak detection criteria
shown in the equations below:
SPK[n] = γPEAK[n− 1] + (1− γ)SPK[n− 1]
THRESHOLD[n] = φSPK[n]
The modified implementation of the real-time peak detection block does not
track the noise peaks and searchback. This is because a significant per-
formance improvement can be justified, while more than three times the
allocation of computational resources is required. However, the threshold
computing coefficients need to be recalculated to satisfy the clinical require-
ments. Table 2.6 shows the optimization process of γ and φ selection.
Table 2.6: Results of evaluating the real-time R-peak detection algorithm
using the MIT/BIH database
Coefficients φ = 0.05 φ = 0.15 φ = 0.25 φ = 0.35 φ = 0.45
γ = 0.05 N N N N N
γ = 0.10 N N N N N
γ = 0.15 N N Y N N
γ = 0.20 N Y Y N N
γ = 0.25 N N N N N
Table 2.6 shows that γ = 0.15 and φ = 0.25 provide a marginally bet-
ter detection rate of Se = 95.4% and +P = 95.8%. Note that the original
PTA coefficients do not satisfy the clinical requirements of the modified PTA
implementation. The peak detection algorithm is designed to register local
extrema of the integrator LPF output as the PEAK[n] value in the recursive
SPK[n] calculation if it is more than the threshold. The local extrema detec-
tion is triggered using a triple-point maximum tracking algorithm that uses
a first-in-first-out (FIFO) buffer of length 3 directly fed from the integrator
LPF output. The normalized cost function of the peak detection is equiva-
lent to non-recursive (FIR) stage with buffer-length 1 of configuration #2,
non-recursive (FIR) stage with buffer-length 4 of configuration #3, recursive
(IIR) stage with buffer length 2 of configuration #1, conditional statement
buffer-length 3 and NFC transmission of the detected peak. This leads to
total computational cost function of 0.296 for the peak detection block. This
adds up to overall cost of 0.997 including the ADC read that has been tested
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for real-time operation on the flexible epidermal patch shown in the Fig. 2.7
at sample rate of 250 S/s.
2.2.4 ECG Processor Performance Benchmarking
With the implementation of the in-sensor information processor, the trans-
mitted data traffic from the NFC chip was reduced by an average factor of
approximately 120X to 150X given the average adult normal heart rate be-
tween 60 and 100 heartbeats per second. This is equivalent to 2.74X to 3.56X
improvement in energy-consumption indicated by the datasheet of the NFC
chip. Direct measurement of the NFC chip power was not possible because
of its packaging design. The overall maximum detection rate of Se = 95.4%
and +P = 95.8% was achieved that satisfies the clinical requirements using
the synthetic and recorded database while an off-line implementation of PTA
resulted in Se = 98.1% and +P = 98.7% detection rates. In the next step,
the algorithm is tested using the MIT/BIH database. Table B.1 shows the
PTA performance as a benchmarking tool for the comparison of the designed
modified PTA in real-time operation. The modified PTA has an overall de-
tection rate of 93.4% that is lower than the clinical requirements. This is
mainly because of certain test-vectors, such as 108 and 222, where the R-
peak amplitudes are significantly small compared with the Q and S peaks.
This condition results in significant increase in the false-positive rate.
2.3 PPG Processor
This section focuses on the design and implementation of a PPG processor
for real-time operation on a flexible epidermal substrate.
2.3.1 Application Requirements
The PPG processor is designed using the same guidelines employed in the
design of the modified PTA of the ECG processor, in order to extract and
utilize the maximum amount of information from the sensors for real-time
operation. The lack of reliable benchmarking data sets in the literature for
the optical systolic blood-pressure measurement method makes the accuracy
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Figure 2.12: AFE of the PPG biopotential processor.
requirement hard to obtain. Therefore, data is collected with the flexible
epidermal PPG sensors carefully placed on the forearm. The hardware setup
requires simultaneous NFC chip reading of its two ADC channels for red light
and IR radiation reflections through photodiode sensors.
Analog-Front-End:
The PPG biopotential signal bandwidth should be limited to 0 Hz to 4 Hz
[16], where most of the frequency spectral content exists. The relatively large
envelope of PPG biopotential signals compared with the ECG biopotential
signals eliminates the need for a first-stage amplifier. Thus, the only com-
ponents in the design of the PPG processor AFE are the anti-aliasing and
PPG biopotential signal band-limiting LPF followed by the PGA and ADC
of NFC chip, as shown in Fig. 2.12.
The significantly large SNR of the PPG biopotential signals, on the order
of 28 dB to 35 dB as measured in the bandwidth of 0 Hz to 4 Hz over the
biopotential signal spectrum of 0 Hz to 100 Hz, relaxes the requirements on
AFE design. Thus, the NF calculation of AFE is skipped and the PGA gain
followed by SQNR value of ADC are selected to achieve the best results
given the recorded PPG biopotential signals using the flexible epidermal
PPG sensors. Figure 2.13 shows the PPG biopotential signal SNR of the
two photodiode sensors sampled at 1 kS/s and 14-bit quantization using the
embedded ADC of NFC chip. The main consideration in the design of the
AFE is to increase the photodiode sensors’ gain as high as possible while
maintaining the linearity and low phase distortion. Figure 2.14 shows the
circuit schematic of the flexible epidermal PPG sensors connection in the
AFE signal-chain.
The bias-network of LPF filters is designed so as to prevent signal satura-
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Figure 2.13: PPG biopotential signal SNR of the two photodiode sensors.
Figure 2.14: Circuit schematic of the flexible epidermal PPG sensor.
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Figure 2.15: Underdevelopment sample of flexible epidermal PPG sensor.
tion if the maximum gain of PGA is used and to satisfy the−3 dB bandwidth.
The values of resistors and capacitor in the design of AFE are not reported
because of flexible epidermal PPG sensor immaturity and large sample-to-
sample variations. Figure 2.15 shows a sample of the flexible epidermal PPG
sensor.
Digital-Back-End PPG Processing:
The PPG biopotential signals x1(t) and x2(t) collected through Channel#1
and Channel#2, respectively, are reformulated using a memoryless commu-
nication channel with an attenuation factor α shown by the equations below:
x1(t) = s1(t) + n1(t)
x2(t) = αs1(t+ Tdelay) + n2(t)
where s1(t), n1(t) and n2(t) have been assumed to be real and jointly sta-
tionary random processes and s1(t) is uncorrelated with noise signals n1(t)
and n2(t). These imply that the cross-correlation can be used to determine
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the variable Tdelay as shown in the equations below:
Rx1x2(τ) = E[x1(t)x2(t− τ)]
Tdelay = arg max
τ
Rx1x2(τ)
where for a finite observation the short-time cross-correlation can be calcu-
lated as follows:
Rˆx1x2(τ) =
∫ ∞
−∞
Gˆx1x2(f)e
j2pifτdf
Gˆx1x2(f) = αGˆs1s1(f)e
−j2pifTDelay + Gˆn1n2(f)
Tdelay = arg max
τ
Rˆx1x2(τ)
where it is assumed that Gˆn1n2(f) = 0. To increase the accuracy of estimated
Tdelay from the short-time cross-correlation Rˆx1x2(τ), the signals x1(t) and
x2(t) should be filtered to increase the SNR. The cross-correlation of filtered
signals y1(f) and y2(f) using H1(f) and H2(f), respectively, is shown by
equation below:
Rˆy1y2(τ) =
∫ ∞
−∞
H1(f)H
∗
2 (f)Gˆx1x2(f)e
j2pifτdf
The smoothed coherence transform [22] states that a match-filtering opera-
tion of x1(t) and x2(t) is required using the H1(f) and H2(f) filters satisfying
the following constraints:
H1(f)H
∗
2 (f) =
√
1
Gx1x1(f)Gx2x2(f)
H1(f) =
√
1
Gx1x1(f)
H2(f) =
√
1
Gx2x2(f)
In the first step, the frequency spectrum content of recorded PPG biopoten-
tial signals is investigated and matched filters H1(f) and H2(f) are designed
based on the Tables 2.2 and 2.3. The following equation shows the transfer
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Figure 2.16: Frequency response of the H1(z) and H2(z) filters.
function of these filtering operations for sampling rate of 250 S/s:
H1(z) = H2(z) =
0.0625
1 + 0.92z−1
The frequency response of these filters is shown in the Fig. 2.16. The filters
have attenuation gain of −5 dB at 4 Hz bandwidth, −20 dB bandwidth
of 42 Hz and passband of gain of −2 dB. The normalized cost function of
the two integrators is equivalent to non-recursive (FIR) stage with buffer-
length 2 of configuration #3 and recursive (IIR) stage with buffer length 2
of configuration #1. This is a total computational cost function of 0.216 for
the filters. Figure 2.17 shows the raw and filtered PPG biopotential signal
frequency spectrum using the H1(z) and H2(z) filters. The filtering operation
has increased the PPG biopotential signal SNR of the two photodiode sensors
by 5.8 dB and 6.1 dB for red light and IR radiation, respectively.
In the next step, the operating principle of the proposed cross-correlation
based TDE is explained. Given the filtered PPG biopotential signals y1[n]
and y2[n] at the output of the matched filters, three delayed copies of y1[n]
are generated as follows (see Fig. 2.18):
y1,a[n] = y1[n− dpeak[n− 1] + ∆[n− 1]
y1,b[n] = y1[n− dpeak[n− 1]−∆[n− 1]
y1,c[n] = y1[n− dpeak[n− 1]]
where dpeak is the estimated delay between discrete-time signals y1[n] and
y2[n]. The estimated delay has an absolute finite estimation error of errordpeak ,
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Figure 2.17: Raw and filtered PPG biopotential signals using H1(z) and
H2(z) filters.
Figure 2.18: Generation of delayed versions of y1[n] versus y2[n].
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Figure 2.19: The proposed real-time TDE algorithm for systolic
blood-pressure measurement.
Figure 2.20: MAC unit of the TDE algorithm.
which is a function of SNR and sampling rate, as shown in Fig. 2.18. The
parameter ∆ is the dynamic search step of the algorithm with minimum
value of 1 sample and maximum value of 8 samples. This corresponds to an
average minimum errordpeak of 2 ms for the sample rate of 250 S/s. Figure
2.19 shows the proposed real-time TDE algorithm.
The proposed architecture uses three multiply and accumulate (MAC)
units, which integrates the products of y2[n] with three delayed copies of
y1[n] in real-time. The MAC unit backward-recursive integrators have a
memory depth and scaling factor of β = 0.96 and α = 1
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, respectively, as
shown in Fig. 2.20 and defined by the transfer function below:
HINTEG(z) =
α
1 + βz−1
The normalized cost function of the three integrators is equivalent to non-
recursive (FIR) stage with buffer-length 3 of configuration #3, non-recursive
(FIR) stage with buffer-length 3 of configuration #2 and recursive (IIR)
stage with buffer length 3 of configuration #1. This is a total computational
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Figure 2.21: Example locking sequence of the proposed real-time TDE
algorithm.
cost function of 0.435 for MAC units and 0.651 including the filters for real-
time operation. The comparator block outputs κ = {+1, 0,−1} depending
on the maximum value detected between MACa, MACc or MACb values,
respectively. The comparator output is down-sampled by a factor of M and
a new dpeak[n] is calculated using the recursive equation as shown below:
dpeak[n] = dpeak[n− 1] + κ∆[n]
The down-sampling factor M sets the dpeak[n] update rate at
250
M
S/s. Once
the MACc is detected as the maximum with κ = 0, the ∆[n − 1] dynamic
search step is reduced by factor ω to decrease errordpeak and refine the esti-
mated dpeak[n]. The step decrease in ∆[n − 1] might alter the condition of
MACc being the maximum value. Therefore, a ∆[n] searchback and refine
is required to satisfy the MACc > {MACa,MACb} condition. This process
is described by the equation below:
∆[n] =
{
∆[n−1]
ω
κ = 0
λ else
where λ is a variable to be optimized for the best transient response and
ω to reduce the settling time. Figure 2.21 shows a sample sequence of the
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Figure 2.22: The ensemble performance of real-time TDE algorithm using
slow varying sinusoidal delay.
TDE algorithm locking mechanism. The comparator and update blocks have
the equivalent normalized cost function of non-recursive (FIR) stage with
buffer-length 3 of configuration #3 and non-recursive (FIR) stage with buffer-
length 5. This is a total computational cost of 0.085 for MAC units and
0.736 including the filters and MAC units for real-time operation. The ADC
readings and NFC transmissions require additional normalized cost function
of 0.007 which leaves the total normalized cost function of 0.257 for data
buffering of y1,a/b/c[n] streams in real-time operation. A simple calculation
based on Tables 2.2 and 2.3 sets the maximum effective buffer-length of 16
per y1,a/b/c[n] copies. This is equivalent to 64 ms when a sample rate of 250
S/s is used. Thus, the PPG optical sensor spacing L1 and blood velocity
should be considered to prevent any sensed PPG biopotential signal delay
of 64 ms or more. The recorded PPG biopotential signals, collected using
the manufactured flexible epidermal PPG sensor, do not indicate any delay
values of 31 ms or greater. Thus the allocated memory space satisfied the
test-setup of the PPG processor.
In the next step, the synthetic PPG biopotential data with delay functions
of 0.5 Hz sinusoidal and unit step are employed to test the dynamic response
and functionality of the real-time algorithm. An arbitrary 12-bit function
generator is used to generate the synthetic signals. Figure 2.22 and 2.23
show the results of the two tests.
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Figure 2.23: The step performance of real-time TDE algorithm.
Figure 2.24: The real-time systolic blood-pressure measurement using PPG
biopotential signals on a flexible epidermal substrate.
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As shown in Fig. 2.22, the TDE is tested across multiple synthetic PPG
data test-vectors and a statistical ensemble tracking of TDE is shown. The
standard deviation of TDE tracking error barely passes 1 sample, which
confirms the designed resolution of 4 ms errordpeak . As shown in Fig. 2.23
the proposed algorithm is tested under two λ and ω values. The left plot is for
λ = 1 and ω = 1 when the right plot is for optimized λ = 3 and ω = 2. In the
next step, for validating the real-time performance of the TDE algorithm,
the NFC chip was used to collect a real-time PPG biopotential signal for
tracking the changes in the systolic blood-pressure on an adult human. The
participating adult was asked to increase the respiration rate at time 18 s,
thus increasing the heart rate and the systolic blood-pressure. Give that the
human body is a spline system, it took 6 s to observe a slow step change in
the systolic blood-pressure, as shown in Fig. 2.24. The system is robust to
motion artifacts [23] as shown in Fig. 2.24.
2.3.2 PPG Processor Performance Benchmarking
As mentioned earlier there is no previous work on systolic blood-pressure
using flexible epidermal PPG optical sensors. Thus, a comparison of PPG
processor performance cannot be made. However, it has been shown that
the system can estimate the PPG biopotential delay with a resolution of 4
ms, which is enough to detect the changes in the systolic blood-pressure of
an adult human when the respiration rate is changed. More clinical studies
are required for further system optimization and performance improvement.
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CHAPTER 3
DESIGN AND ASIC IMPLEMENTATION
OF IN-SENSOR OPTICAL SYSTOLIC
BLOOD-PRESSURE SYSTEM
3.1 Introduction
This chapter focuses on the design of an ASIC for the proposed optical sys-
tolic blood-pressure system. The ASIC is designed as a stand-alone system
with a few external components. The system includes a multi-channel ampli-
fier and an ADC for AFE processing, a digital PPG processor and a passive
NFC transmitter. The energy harvesting using the external loop-antenna
has been left out for future development. The ASIC is designed in a TSMC
65nm-GP CMOS process.
3.2 System Architecture
Figure 3.1 shows the top-level architecture of the ASIC. The major blocks
include two single-stage amplifiers, a time-interleaved ADC, digital PPG pro-
cessor and the NFC passive transmitter. The system AFE blocks are designed
to be compatible for future development of an on-chip NFC receiver with a
carrier frequency of 13.56 MHz. Thus, the NFC standards are considered in
the design and implementation of the AFE. The power supply is provided
externally by two voltage rails of 1.8 V and 1.0 V for analog and digital cir-
cuitry, respectively. The digital and analog grounds are separated for better
noise isolation. The amplifier feedback gain network, input DC-offset bias
network and the input LPF are implemented using external discrete com-
ponents because of the immature flexible epidermal substrate and the need
for more control over its parameters as discussed in Chapter 2. Similarly
the loop-antenna and its matching network for passive NFC transmission are
implemented using external discrete components. In the following sections,
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Figure 3.1: Hierarchical architecture of the designed ASIC and external
components.
each of the system blocks is designed and simulated to evaluate performance
metrics required for the optical systolic blood-pressure system designed in
Chapter 2.
3.2.1 Amplifier
The amplifier designed in this work is implemented with the objective of being
used in a NFC receiver [24]. Thus, a high closed-loop bandwidth of 150 MHz
is required with total harmonic distortion (THD) and DC-loop gain of −70
dB and 72 dB, respectively, for a reliable communication. Given the relatively
high SNR of PPG biopotential and NFC RF signals in a range of 20 dB to
40 dB, the NF constraints are relaxed in the design of the amplifier. The
power consumption should be minimized with a PSRR of −60 dB or below.
These specifications are compatible with the AFE block design requirements
of the implemented optical systolic blood-pressure system in Chapter 2. The
amplifier design is the most challenging and sensitive block in the design of
the ASIC. The amplifier design is initiated with implementation of a unity
gain buffer.
The design of the unity gain buffer is a trade-off between gain, bandwidth
and output swing. The target is to meet all of the given specifications, then
strive for minimum power consumption. There are two major topologies
for differential amplifier design: telescopic and folded cascode. Telescopic
topology offers higher gain with less power, but the output swing could be
very limited due to the large number of cascoded transistors. One possible
solution to resolve this problem is cascading of a second-stage for larger out-
put swing. However, a multi-stage amplifier usually has limited bandwidth
and phase margin performance, and adding frequency compensation capaci-
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Figure 3.2: Transistor level implementation of the designed amplifier, using
a modified folded cascode architecture.
tors could be bothersome and more stability issues should be considered. In
comparison, a single-stage folded cascode amplifier can provide better swing
with the trade-off of less DC gain and more power consumption. However,
considering the output swing being the most challenging requirement, then
a basic folded cascode topology [25] is designed, as shown in Fig. 3.2, with
the two following adjustments.
1. Increasing Rup of Rout by cascoding M7 and M8:
The value of Rout is first dominated by Rup, since there are two branches in
parallel looking up from M9 and M10 and the impedance is low. Moreover,
the current flowing through M3 and M4 is larger, which causes even lower
impedance since rds = 1
1
λId
. To increase Rup, PMOS M7 and M8 is cascoded.
Then, Rout is dominated by Rdn or Ra, which are considered afterwards.
2. Increasing the usable gm (Gm) by cascoding M5 and M6:
Without M5 and M6, the DC impedance looking up from M1 is calculated
using the equation below:
gm7rds7rds3|| 1
gm9
(1 +
gm11rds11rds12
rds9
)
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which is roughly equal to rds. However, there is a current divider between
this impedance and rds1, so only half of the current generated by M1 will
flow to the output or Gm is halved in this case. To address this problem, M5
and M6 are cascoded to decrease the impedance looking up from M1 to 2
gm
and let most of the current flow to the output. Another benefit is that now
we can have a minimum length device to reduce the capacitance at node x
for better phase margin. M5 and M6 also help to increase Rup, so that Rout
is much less dominated by Ra.
Amplifier Design
1. Determining Overdrive Voltage Vov:
The lower the overdrive Vov, the higher the input common range and output
swing. However, the lower the Vov, the larger the dimension of W/L required.
This means there will be higher parasitic capacitance, which causes lower
second pole frequency and deteriorates the phase margin. Because of that,
Vov = 150 mV is chosen.
2. Determining Transconductance gm1 and bias current IB:
Considering the relation gm1 = 2pif0CL, then gm1 is determined by the re-
quired bandwidth, f0, and load capacitance, CL. For the worst-case, to drive
the largest possible load, CL = 2.5 pF is set as the starting point of the
design. Notice that f0 is set to be close to 150 MHz rather than overdesign-
ing it. Otherwise, the phase margin requirement cannot be met due to the
second pole at the source of M9 and M10. After gm1 is determined, IB can
be derived using gm1 =
2IB
Vov
and the pre-determined Vov value.
3. Determine Transistor Dimensions W/L:
Based on the required DC loop gain, Adc = gm1Rout and Rout = Rup||Rdn,
the intrinsic gain of each transistor can be determined. Larger length will be
chosen to achieve larger gain.
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4. Increasing Rdn of Rout by adjusting the folded branch current:
In simulations, Rdn or rds13 is found much smaller than from calculations.
The main reason is that rds drops a lot with Vds. The rds13 is small because
Vds13 is small due to the cascoded topology. From gmrds =
2Id
Vov
1
λId
= 2
λVov
, the
intrinsic gain of gm11rds11 is independent of its bias current. To increase rds13
(therefore Rdn), we can decrease its current. However, the trade-off is that
gm9 will decrease as well, which lowers the second pole frequency and thus
degrades the phase margin, shown by the equation below:
ωp2 ≈ 1
Rx2Cx2
≈ gm2
Cgd5 + Cgd7 + Cgs9
5. Improving Phase-Margin by using Minimum Length for M5, M7 and
M9:
To increase the second pole frequency as high as possible, the lengths for M5,
M7 and M9 are chosen to be the minimum to reduce parasitic capacitance.
Rup will be degraded, and Rout will not have too much change since the
modified folded cascode is now dominated by Rdn.
6. Improve the Matching between Vicm and Vocm:
A common-drain amplifier or level shifter is added to increase approximately
VT + Vov from Vop1 to Vop. Its bias current is chosen to be large in avoidance
of lower additional pole frequency.
Table 3.1 lists the final transistors sizing and operating region of each
transistor in the modified folded cascode design of Fig. 3.2 for input common
mode voltage (VICM) of 1.4 V. As shown in Table 3.1, all transistors are in
the correct region of operation, while satisfying the design constraints as
described in the amplifier parameters calculation.
Designed Amplifier Performance Evaluation:
Table 3.2 compares the performance of the required amplifier design con-
straints and the post-layout simulations with inclusion of R, C and CC
parasitic components.
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Table 3.1: Modified folded cascode amplifier transistor sizing and region of
operation
Transistor W L Current (µA) gm (mA/V ) |Vov| (mV ) Region
MB 89.19/0.5 638.6 7.30 158 Saturation
M1/M2 25.66/0.315 213.2 2.79 121 Saturation
M3/M4 69.06/0.225 229.8 2.53 133 Linear
M5/M6 7.72/0.18 213.2 2.10 158 Saturation
M7/M8 26.02/0.18 229.8 2.27 176 Saturation
M11/M12 2.57/0.315 16.57 0.246 101 Saturation
M13/M14 3.90/0.45 16.57 0.238 111 Saturation
M15 50.00/0.18 42.41 0.839 32 Saturation
M16 1.48/0.18 212.1 0.699 424 Saturation
N1 5.95/0.5 42.41 0.486 158 Saturation
N2 6.49/0.5 46.82 0.486 155 Linear
N3 0.27/0.315 4.84 0.024 348 Saturation
P1 13.81/0.225 46.82 0.518 134 Linear
P2 5.2/0.18 46.82 0.461 177 Saturation
P3 1.73/0.18 46.82 0.135 423 Saturation
P4 5.20/0.18 46.82 0.451 175 Linear
P5 1.26/0.225 4.82 0.052 146 Linear
P6 2.73/0.18 4.84 0.043 201 Saturation
Figure 3.3 shows the loop-gain AC response of the designed amplifier,
with DC gain of 75.1 dB, bandwidth of 178 MHz, and phase margin of 62.1o
evaluated at VICM = 1.4 V and CL = 2 pF.
Figure 3.4 shows the DC loop-gain versus differential output swing. The
amplifier has common mode (CM) gain above 72 dB for an output swing of
384 mV and 66 dB for an output swing of 608 mV. Note that the output
swing for the modified folded cascode amplifier has been sacrificed by more
transistors cascading to achieve higher gain. The maximum CM ranges at
input and output of the amplifier are given by the equations below:
2Vov + VT ≤ VICM ≤ Vdd − 3Vov + VT
2Vov ≤ VOCM ≤ Vdd − 3Vov
The step response of the amplifier with capacitive load of CL = 2 pF has
been simulated for the range of VICM with a DC loop gain of 66 dB and above,
shown in Fig. 3.4. This consists of the boundary conditions of Vicm1 = 1.0
V and Vicm2 = 1.6 V with the worst settling time of 59.5 ns as shown in Fig.
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Figure 3.3: Loop-gain AC response and phase margin of modified folded
cascode amplifier.
Figure 3.4: DC loop-gain versus differential output swing of the modified
folded cascode amplifier.
Figure 3.5: The worst case settle time at Vicm1 = 1.0 V and Vicm2 = 1.6 V of
the modified folded cascode amplifier.
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Table 3.2: Amplifier post-layout performance comparison.
Specifications Design Requirement Post-Layout Simulation
Supply Voltage Vdd ≤ 1.8 V 1.8 V
Closed-Loop Bandwidth f0 ≥ 150 MHz ≥ 178 MHz
Output Swing ≥ 0.6 Vpp
≥ 0.6 Vpp (Open-Loop Gain)
≥ 0.384 Vpp (Closed-Loop Gain)
DC-Loop Gain ≥ 72 dB
≥ 66 dB (@ 0.6 Vpp (Open-Loop Gain)
≥ 72 dB (@ 0.384 Vpp (Closed-Loop Gain)
Loop Phase-Margin ≥ 65o ≥ 57o (CL = 2 pF)
Load Capacitance (CL) 2 pF 2 pF
THD ≤ −70 dB −84.3 dB (fin = 1 MHz)
Low Frequency PSRR ≤ −60 dB ≤ −120 dB
Power Consumption Minimum 1.13 mW
3.5. Table 3.3 shows the settling error and DC loop gain for this test.
Table 3.3: Settling error and DC gain of the modified folded cascode
amplifier step-response.
VICM (V) Voutput (V) Settling Error (%) DC Loop Gain (dB)
1.0 1.000050 5.00E-03 86
1.1 1.100001 5.29E-03 126
1.2 1.199975 2.11E-03 94
1.3 1.299958 3.23E-03 90
1.4 1.399944 4.00E-03 88
1.5 1.499930 4.67E-03 87
1.6 1.599907 5.81E-03 85
The single-tone test of the amplifier is performed at fin = 1 MHz and
fin = 40 MHz to evaluate the THD of the designed amplifier. The output
frequency spectrum of the amplifier is shown in Fig. 3.6. The fin = 1 MHz
tone has THD of −84.3 dB with 32 harmonics included. The fin = 40 MHz
tone has THD of −11.5 dB with 10 harmonics included. The sampling rates
of fs = 100 MHz and fs = 1000 MHz are chosen for the capture of 1 MHz
and 40 MHz tones. This behavior conforms with the results obtained earlier;
as the input frequency increases, the loop gain decreases. This means the
loop-gain will not be high enough to behave like a unity-gain buffer.
Table 3.4 lists the PSRR+ of the designed amplifier for CL = 2 pF as the
ratio of Avdd and Adm, shown by the equation below:
PSRR+(dB) = Avdd(dB)− Adm(dB)
The Avdd is very low since there is current source implemented by cascode
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Figure 3.6: Output spectrum of modified folded cascode amplifier for
fin = 1 MHz and fin = 40 MHz tones.
bias network of M3, M4, M7 and M8, which blocks the noise from Vdd to
Voutput.
Table 3.4: PSRR+ of modified folded cascode amplifier.
VICM (V) Avdd (dB) Adm (dB) PSRR (dB)
1.0 -54.6 66.1 -120.7
1.2 -72.6 72.9 -145.5
1.4 -66.9 75.1 -142.0
1.6 -71.1 70.9 -142.0
The CM voltage of 1.4 V with output maximum swing of 600 mW was
chosen for operation of the modified folded cascode amplifier, in order to
utilize the best operating point of post-layout simulation.
3.2.2 ADC
The ADC is designed with the consideration of future system architecture
development, where multi-channel sensing is required for acquisition of both
PPG biopotential and NFC RF signals. The NFC receiver requires high sam-
pling rate of 40 MS/s or more. The required effective number of bits N is set
at 6-bit, with one bit reserved for noise power given the 600 mV output swing
of the amplifier and SQNR requirements for both PPG processor and NFC
standards. Thus, a flash ADC is preferred over low-power SAR or sigma-
delta implementation, in order to utilize a single time-interleaved ADC for
multi-channel read. For the given Vocm = 1.4 V and amplifier output swing
of 600 mV, then the flash ADC resistive voltage reference ladder is designed
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Figure 3.7: Dual-channel flash ADC architecture.
to provide 63 equally spaced reference voltages in the range of 1.4 ± 0.3 V,
which is equivalent to 9.5 mV resolution. Fine adjustments can be made to
amplifier VICM using external resistive bias network to compensate for the
mismatch of ADC voltage reference ladder. This reference voltage selection
sets the input-referred offset voltage and noise below the least significant bit
(LSB). The dual-channel flash ADC consists of a comparator stage followed
by an encoding stage and a data demultiplexer, as shown in Fig. 3.7. The
demultiplexer registers are positive-edge triggered.
Mixed-Signal Comparator:
The dual-channel flash ADC uses a mixed-signal comparator based on a zero
cancellation circuit [26], as shown in Fig. 3.8. The control signal sequence
required for the operation of the ADC is shown in Fig. 3.9, generated by
a synthesized digital rotator circuit with input frequency of 320 MHz. For
layout considerations, the ADC conversion signals S0 through S4 and their
complements should be buffered using digital repeater because of long inter-
connect signal paths, in order to preserve the signal integrity.
The dual-channel digital comparator uses 5 transmission gates, a single
flying capacitor CFLY and 2 digital inverters. The comparators are designed
using minimum sized 2.5 V I/O devices and flying capacitor of 80 fF, imple-
mented in DNW for the propose of noise isolation. The digital comparators
are supplied by a 1.0 V external voltage rail. The resistive ladder network
resistor sizing is calculated to achieve to the sampling frequency of 40 MS/s,
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Figure 3.8: Dual-channel digital comparator based on zero-cancellation
circuit.
considering the equivalent RC time constant of the post-layout comparators.
The worst-case effective resistive path seen by the CFLY includes layout in-
terconnect parasitic resistance, two TG ON resistance, resistive reference
ladder and inverter Inv0 equivalent resistance, when signals S2, S3 and S4
are high. This sets the required resistive voltage divider resistor sizes of Table
3.5 with VREF = 1.8 V.
Table 3.5: Reference voltage ladder resistor selection.
Resistor (V) Value (Ω)
RPU 215
RPD 20.5
RREF 2.37K
Decimation Block:
The sampling rate conversion of 160000 is required to achieve the output sam-
pling rate of 250 S/s required for the PPG processor. The down-sampling can
be performed using a CIC filter. However, the significant additional architec-
tural complexity of such high conversion rate CIC filter compared with the
PPG processor is not justified. Therefore, a decimation block of 217 is utilized
to achieve a sample rate of 305 S/s, given the amplifiers input LPF of 4 Hz
bandwidth, and a CIC filter should be implemented for future development
of a zero-front-end NFC receiver block. Figure 3.10 shows the implemen-
tation of the decimation block, with negative-edge triggered registers for a
half-time pipelining with the demultiplexer block. The clock divider of 217 is
implemented using a D flip-flop (DFF) chain to generate ClkPPG from the
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Figure 3.9: Dual-channel control signal sequence.
Figure 3.10: Decimation and buffering of discrete-time PPG biopotential
signals.
Sync signal. The positive-edge of ClkPPG is used for the PPG processor for
a half-time pipelining with the decimation block.
ADC Performance Evaluation:
The single-tone test of the ADC is performed at 10 Hz and 13.56 MHz fre-
quencies, with 34.8 dB and 27.6 dB measured SQNR, respectively. The mea-
sured SQNR satisfies both PPG processor and NFC standards requirements.
The ADC power consumption of 3.72 mW was measured using post-layout
simulation with R, C and CC parasitic components.
3.2.3 Digital Processor
The digital processor is implemented based on the PPG processor design
of Chapter 2. The digital processor is synthesized and optimized for 305
S/s operation by the ClkPPG clock signal. Figures 3.11 and 3.12 show the
fixed-point architecture of the H1(z), H2(z) and MAC units of the proposed
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Figure 3.11: Fixed-point architecture of H1(z) and H2(z) discrete-time
filters.
Figure 3.12: Fixed-point architecture of the MAC units.
algorithm.
For the delayed copy y1,a/b/c[n] generation of y1[n], a FIFO shift register
buffer of length 32 is designed. Three multiplexers with parallel access to
the registers of the FIFO buffer are designed to access the y1,a/b/c[n] delayed
stream using the 15-bit Select1,a/b/c address bar. The 15-bit Select1,a/b/c are
equally distributed between the three multiplexers, each 5-Bits, for 32 de-
layed value access. The delay generation block is shown in Fig. 3.13. The
comparator and feedback update blocks of the PPG processor, as discussed in
Chapter 2, are simply implemented and synthesized using conditional state-
ments. The cross-correlation time of 2 s was chosen, as discussed in Chapter
2. A 4-bits TDE value, equivalent to maximum 48 ms, is computed and
transmitted using the passive NFC transmitter at BaudRate of 9765 bit/s.
Figure 3.13: Delay generation block.
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Figure 3.14: Ring-oscillator and current-starved inverter cells.
The PPG processor is implemented inside a DNW for noise isolation and
supplied by a 1.0 V voltage rail. The power consumption of the passive NFC
transmitter is measured to be 485 µW using post-layout simulations with R,
C and CC parasitic components.
3.2.4 Clock Generator
The clock generator is designed using a ring-oscillator with current-starved
inverter cells, which can be tuned externally using a bias resistor RBias.
Figure 3.14 shows the ring-oscillator and the current-starved inverter cells
and the bias network. The ring-oscillator is implemented using minimum-
sized 1.0 V devices in a DNW for noise isolation. The bias network is a current
mirror of transistors M5, M6 and M7 with the same W/L size as the current-
starved inverter cells M1 and M4 transistors. The current limiting PMOS
(M4) and NMOS (M1) devices of current-starved inverter cells are sized to
W/L = 1.58/0.06 and 0.52/0.06 in order to enable Clk clock frequency of
320 MHz in post-layout simulations. The ring-oscillator is implemented with
21 stages of current-starved inverter cell, followed by a minimum-sized buffer
stage. The clock jitter and delay are not critically important in the design of
system blocks, and only a network of clock buffers is utilized to deliver the
clock signal Clk. The power consumption of the clock generator is measured
to be 245 µW using post-layout simulations with R, C and CC parasitic
components.
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Figure 3.15: The passive NFC transmitter gate-driver and modulator
blocks.
3.2.5 Passive NFC Transmitter
The passive NFC transmitter is used to transmit the processed information
through the loop-antenna. Passive NFC transmission is based on changing
the characteristic impedance of the loop-antenna [24] for a amplitude shift-
keying (ASK) modulation scheme. The transmitter consists of a gate-driver
and power switch controlled by the PPG processor. The power switch is
simply used as a modulator to either short or open the terminals of the loop-
antenna. The gate-driver and power switch are implemented using 3.3 V
devices in order to protect them from voltage stress induced on the loop-
antenna, as well as switching ringing. The power switch has an equivalent
W/L size of 11200/0.5. The equivalent loop-antenna resistance and induc-
tance is measured across multiple flexible epidermal substrate samples to be
at 36 mΩ and 183 nH. The power switch has an equivalent rds(ON) resis-
tance of 56 mΩ with a 4-stage inverter chain gate-driver of tapering-factor 10
to limit the switching ringing to 180 mV when a 3.1 Vpp sinusoid is induced
across the loop-antenna. For the maximum near-field antenna loading effect
and consequently maximum ASK modulation depth, the tank circuit of the
loop-antenna should be tuned to 13.56 MHz of NFC systems with a 750 pF
capacitor. The gate-driver is directly connected to a parallel to serial shift
register, as shown in Fig. 3.15. The shift register loads the 4-bit computed
TDE value in an 10-bit data packages for serial communication. The data
package is shown in Fig. 3.16 with Start-Bit, Stop-Bit and no Parity-Bit.
Given the clock frequency of 320 MHz, a clock division of 216 using serial
chain DFF is used to achieve bit rate of 9765 bit/s for the data shift register.
The data is transmitted at the end of each 2 s cross-correlation period. The
power consumption of the passive NFC transmitter is measured to be 837
µW using post-layout simulations with R, C and CC parasitic components.
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Figure 3.16: The passive NFC transmitter data package for 10-bit serial
communication with no Parity-Bit.
Figure 3.17: Designed ASIC for in-sensor optical systolic blood-pressure
processing on flexible epidermal substrates.
3.2.6 Energy Harvesting and Start-up
The energy harvesting and start-up circuitry have been left out for future
development. Therefore, supply voltages of 1.8 V and 1.0 V are to be supplied
using external linear regulators for the current ASIC design.
3.3 ASIC Layout
The system is implemented in a TSMC 65nm-GP process with a total area
of 1.15 mm2. Figure 3.17 shows the final layout without metal-fill and top
metals for visibility. The area and power breakdown of the ASIC is provided
in Fig. 3.18. The layout uses metals 1 through 9. The total of 80 pins
are used for QFP80 packaging. The layout also includes experimental parts
of input LPF, bias/gain networks, NFC amplifier and CIC filtering stages,
which can be bypassed, to test building blocks of future developments.
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Figure 3.18: Power consumption and area breakdown of the designed ASIC.
3.4 ASIC Performance
The designed ASIC testing and benchmarking on flexible epidermal substrate
is planned for future work, with the addition of an energy harvesting block.
A post-layout full system simulation with synthetic PPG biopotential signals
is performed. The full system post-layout simulation uses the reduced R, C
and CC parasitic components to allow long functional simulations. Figure
3.19 shows the performance of the designed ASIC with synthetic PPG sig-
nals of 0.5 Hz sinusoid and step delay functions. The ASIC performance is
comparable with the PPG processor designed in Chapter 2.
54
Figure 3.19: TDE performance of the designed ASIC with synthetic
sinusoid and step delay functions.
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CHAPTER 4
CONCLUSIONS AND FUTURE WORK
This work demonstrated the first in-sensor ECG and PPG processor imple-
mentations on flexible epidermal substrates using resource limited hardware
platforms, as well as an ASIC development of the PPG processor. The imple-
mented discrete component system has been successfully tested on an adult
human and achieved the required performance standards. The next steps
include fabrication and testing of the designed ASIC, inclusion of more com-
plex algorithms for EMG, PPG and ECG signals, and a zero-front-end NFC
receiver. In addition, the current implementation can be further optimized
and improved by the use of machine learning kernels.
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APPENDIX A
FIXED-POINT FILTER DESIGN
Practical digital filter implementations require finite-precision representation
that includes input, output, coefficient, and internal signal quantization. This
process is under the assumption of statistical independence between unquan-
tized numerical value and the quantization noise, which can be modeled as an
additive model shown in Fig. A.1 and described by the following equation:
y [n] = yc [n] + qy [n]
where y[n], yc[n], and qy[n] are the quantized value, unquantized value, and
the quantization noise, respectively. The two’s complement numeric sys-
tem is the conventional method of choice for DSP systems finite-precision
representation. The decimal value −1 ≤ y [n] < 1 in the binary form of[
b0.b1b2 . . . bBy−1
]
is calculated using the following equation:
y[n] = −b0 +
∑By−1
i=1
bi2
−i
The quantization noise is modeled as an additive uniform distribution,
under the assumption of By being large enough, and qy[n] independent of
y[n]. This is shown using the following equations:
− ∆
2
≤ qy [n] ≤ ∆
2
∆ =
Vmax − Vmin
2By
Figure A.1: Additive quantization noise model.
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Figure A.2: A 3-tap discrete-time FIR filter.
Thus, the quantization error of input the signal is calculated using the
following equation:
σ2qx =
∫ ∆
2
−∆
2
1
∆
x2dx =
∆2
12
Similarly, the filter coefficient quantization noise can be calculated using
the following equation:
σ2qc = σ
2
x
N−1∑
k=0
q2h [k]
where qh = (Hfloat−norm−Hfx) is the fixed-point filter coefficient error. The
fixed-point filter coefficients are calculated using the following equations:
Hfloat−norm (z) =
Hfloat (z)
max (|h [k]|)
Hfx (z) = min
(
round
(
Hfloat−norm (z) 2Bh−1
)
2Bh−1
, 1− 1
2Bh−1
)
The FIR filter, see Fig. A.2, conventionally employs round-off blocks after
the coefficient multiplications fromBx+Bc toBy, where the additional round-
off noise of σ2qe induced for the N-tap filter is calculated using the following
equation:
σ2qe = N
2−2By
12
Thus, the final output noise due to quantization is calculated using the
following equation:
σ2qy = σ
2
qx + σ
2
qc + σ
2
qe
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APPENDIX B
PTA PERFORMANCE USING MIT/BIH
DATABASE
Table B.1: Results of evaluating the real-time R-peak detection algorithm
using the MIT/BIH database
Tape (No.) Total (Beats) FP (Beats) FN (Beats) Failed Detection (%)
100 2273 0 0 0
101 1865 5 3 0.43
102 2187 0 0 0
103 2084 0 0 0
104 2230 1 0 0.04
105 2572 67 22 3.46
106 2027 5 2 0.05
107 2137 0 2 0.09
108 1763 199 22 12.54
109 2532 0 1 0.04
111 2124 1 0 0.05
112 2539 0 1 0.04
113 1795 0 0 0
114 1879 3 17 1.06
115 1953 0 0 0
116 2412 3 22 1.04
117 1535 1 1 0.13
118 2275 1 0 0.04
119 1987 1 0 0.05
121 1863 4 7 0.59
122 2476 1 1 0.08
123 1518 0 0 0
124 1619 0 0 0
200 2601 6 3 0.35
201 1963 0 10 0.51
202 2136 0 4 0.19
203 2982 53 30 2.78
205 2656 0 2 0.08
207 1862 4 4 0.43
208 2956 4 14 0.60
209 3004 3 0 0.10
210 2647 2 8 0.38
212 2748 0 0 0
213 3251 1 2 0.09
214 2262 2 4 0.26
215 3363 0 1 0.03
217 2208 4 6 0.45
219 2154 0 0 0
220 2048 0 0 0
221 2427 2 0 0.08
222 2484 101 81 7.33
223 2605 1 0 0.04
228 2053 25 5 1.46
230 2256 1 0 0.04
231 1886 0 0 0
232 1780 6 1 0.39
233 3079 0 1 0.03
234 2753 0 0 0
48 patients 116137 507 277 0.675
59
REFERENCES
[1] G. Chen, H. Ghaed, R. U. Haque, M. Wieckowski, Y. Kim, G. Kim,
D. Fick, D. Kim, M. Seok, K. Wise, D. Blaauw, and D. Sylvester, “A
cubic-millimeter energy-autonomous wireless intraocular pressure mon-
itor,” in 2011 IEEE International Solid-State Circuits Conference, Feb
2011, pp. 310–312.
[2] Y. M. Chi, P. Ng, E. Kang, J. Kang, J. Fang, and G. Cauwenberghs,
“Wireless non-contact cardiac and neural monitoring,” in Wireless
Health 2010, ser. WH ’10. New York, NY, USA: ACM, 2010. [Online].
Available: http://doi.acm.org/10.1145/1921081.1921085 pp. 15–23.
[3] D.-H. Kim, J.-H. Ahn, W. M. Choi, H.-S. Kim, T.-H. Kim,
J. Song, Y. Y. Huang, Z. Liu, C. Lu, and J. A. Rogers,
“Stretchable and foldable silicon integrated circuits,” Science,
vol. 320, no. 5875, pp. 507–511, 2008. [Online]. Available:
http://www.sciencemag.org/content/320/5875/507.abstract
[4] R. Abdallah and N. Shanbhag, “Minimum-energy operation via error
resiliency,” Embedded Systems Letters, IEEE, vol. 2, no. 4, pp. 115–118,
Dec 2010.
[5] “International technology roadmap for semiconductors,” 2011. [Online].
Available: http://www.itrs.net/
[6] S. Zhang, J. Tu, N. Shanbhag, and P. Krein, “A 0.79 pJ/K-gate, 83%
efficient unified core and voltage regulator architecture for sub/near-
threshold operation in 130 nm CMOS,” Solid-State Circuits, IEEE Jour-
nal of, vol. 49, no. 11, pp. 2644–2657, Nov 2014.
[7] N. Verma, A. Shoeb, J. V. Guttag, and A. Chandrakasan, “A micro-
power EEG acquisition SoC with integrated seizure detection processor
for continuous patient monitoring,” in VLSI Circuits, 2009 Symposium
on, 2009, pp. 62–63.
60
[8] J. Yoo, L. Yan, D. El-Damak, M. Bin Altaf, A. Shoeb, H.-J. Yoo, and
A. Chandrakasan, “An 8-channel scalable EEG acquisition SoC with
fully integrated patient-specific seizure classification and recording pro-
cessor,” in Solid-State Circuits Conference Digest of Technical Papers
(ISSCC), 2012 IEEE International, 2012, pp. 292–294.
[9] T. Roh, S. Hong, H. Cho, and H.-J. Yoo, “A 259.6 µW nonlinear HRV-
EEG chaos processor with body channel communication interface for
mental health monitoring,” in Solid-State Circuits Conference Digest of
Technical Papers (ISSCC), 2012 IEEE International, 2012, pp. 294–296.
[10] R. Abdallah and N. Shanbhag, “A 14.5 fJ/cycle/k-gate, 0.33 V ECG
processor in 45nm CMOS using statistical error compensation,” in Cus-
tom Integrated Circuits Conference (CICC), 2012 IEEE, 2012, pp. 1–4.
[11] B. B. Winter and J. Webster, “Driven-right-leg circuit design,” Biomed-
ical Engineering, IEEE Transactions on, vol. BME-30, no. 1, pp. 62–66,
1983.
[12] Y. Chi, T.-P. Jung, and G. Cauwenberghs, “Dry-contact and noncontact
biopotential electrodes: Methodological review,” Biomedical Engineer-
ing, IEEE Reviews in, vol. 3, pp. 106–119, 2010.
[13] J. Pan and W. J. Tompkins, “A real-time QRS detection algorithm,”
Biomedical Engineering, IEEE Transactions on, vol. BME-32, no. 3, pp.
230–236, March 1985.
[14] R. Harrison and C. Charles, “A low-power low-noise CMOS amplifier
for neural recording applications,” Solid-State Circuits, IEEE Journal
of, vol. 38, no. 6, pp. 958–965, 2003.
[15] P. Boutouyrie, M. Briet, C. Collin, S. Vermeersch, and
B. Pannier, “Assessment of pulse wave velocity,” Artery Re-
search, vol. 3, no. 1, pp. 3 – 8, 2009. [Online]. Available:
http://www.sciencedirect.com/science/article/pii/S187293120800519X
[16] D. G. Jang, S. H. Park, and M. Hahn, “Enhancing the pulse contour
analysis-based arterial stiffness estimation using a novel photoplethys-
mographic parameter,” IEEE Journal of Biomedical and Health Infor-
matics, vol. 19, no. 1, pp. 256–262, Jan 2015.
[17] F. Leclerc, P. Ravier, D. Farina, J. C. Jouanin, and O. Buttelli, “Time-
varying delay estimation with application to electromyography,” in Sig-
nal Processing Conference, 2008 16th European, Aug 2008, pp. 1–5.
[18] M. Bekara and M. van der Baan, “A new parametric method for time
delay estimation,” in 2007 IEEE International Conference on Acoustics,
Speech and Signal Processing - ICASSP ’07, vol. 3, April 2007, pp. III–
1033–III–1036.
61
[19] Z. Wang, Z. He, and J. D. Z. Chen, “Robust time delay estimation of
bioelectric signals using least absolute deviation neural network,” IEEE
Transactions on Biomedical Engineering, vol. 52, no. 3, pp. 454–462,
March 2005.
[20] NFC ISO15693 Sensor Transponder With SPI/I2C Interface and 14-Bit
Sigma-Delta ADC, Texas Instruments Inc., Oct. 2014, rev. C.
[21] Low Power, Precision Instrumentation Amplifier, Texas Instruments
Inc., Dec. 2015, rev. C.
[22] G. C. Carter, A. H. Nuttall, and P. G. Cable, “The smoothed coherence
transform,” Proceedings of the IEEE, vol. 61, no. 10, pp. 1497–1498, Oct
1973.
[23] M. Malekmohammadi and A. Moein, A Brief Comparison of Adaptive
Noise Cancellation, Wavelet and Cycle-by-Cycle Fourier Series Analysis
for Reduction of Motional Artifacts from PPG Signals. Berlin,
Heidelberg: Springer Berlin Heidelberg, 2010, pp. 243–246. [Online].
Available: http://dx.doi.org/10.1007/978-3-642-14998-6˙62
[24] U. Azad and Y. E. Wang, “Direct antenna modulation (DAM) for en-
hanced capacity performance of near-field communication (NFC) link,”
IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 61,
no. 3, pp. 902–910, March 2014.
[25] B. Razavi, Design of Analog CMOS Integrated Circuits, 1st ed. New
York, NY, USA: McGraw-Hill, Inc., 2001.
[26] F. Tang, B. Wang, and A. Bermak, “80dB dynamic range 100kHz band-
width inverter-based ADC for CMOS image sensor,” in 2012 IEEE In-
ternational Symposium on Circuits and Systems, May 2012, pp. 3094–
3097.
62
